

CLAIMS

What is claimed is:

1 1. A method to efficiently design and implement a matched
2 instruction set processor system, including:
3 analyzing and mapping design specifications of the matched instruction
4 set processor into application components, each application component
5 representing a reusable function commonly used in digital communication
6 systems;
7 decomposing the matched instruction set processor system into
8 interconnected design vectors, the interconnected design vectors are represented
9 in Java programming language; and
10 analyzing and mapping the interconnected design vectors into specific
11 hardware and software elements.

1 2. The method of claim 1, wherein analyzing and mapping design
2 specifications further includes:
3 performing a behavioral analysis of the matched instruction set processor
4 system to ensure compliance with the design specifications.

1 3. The method of claim 1, wherein analyzing and mapping design
2 specifications further includes:
3 performing a requirement analysis of the design specifications of the
4 matched instruction set processor system to generate a behavioral model; and
5 representing the behavioral model using application components.

1 4. The method of claim 1, wherein decomposing the matched
2 instruction set processor system into interconnected design vectors further
3 includes:

4 mapping the application components into corresponding architectural
5 components.

1 5. The method of claim 4, wherein decomposing the matched
2 instruction set processor system into interconnected design vectors further
3 includes:

4 decomposing each application component into processing pipelines to
5 satisfy system processing and timing requirements.

1 6. The method of claim 5, wherein decomposing the matched
2 instruction set processor system into interconnected design vectors further
3 includes:

4 decomposing each processing pipeline into design vectors, including
5 functional design vectors and interconnect design vectors.

1 7. The method of claim 6, wherein decomposing the matched
2 instruction set processor system into interconnected design vectors further
3 includes:

4 using the functional design vectors to represent design information for at
5 least one functional aspect of the processing pipeline; and

6 using the interconnect design vectors to contain connectivity
7 characteristics of the processing pipeline.

1 8. The method of claim 7, wherein decomposing the matched
2 instruction set processor system into interconnected design vectors further
3 includes:

4 providing in each design vector a binding header method, a run method, a
5 Java virtual machine (JVM), a binding trailer method, and an invocation method.

1 9. A system to efficiently design and implement a matched instruction
2 set processor system, including:

3 an application modeling unit to analyze and map design specifications of
4 the matched instruction set processor into application components, each
5 application component representing a reusable function commonly used in
6 digital communication systems;

7 an architectural modeling unit operatively coupled to the application
8 modeling unit, the architectural modeling unit decomposing the matched
9 instruction set processor system into interconnected design vectors, the design
10 vectors are represented in Java programming language; and

11 a realization mapping unit operatively coupled to the architectural
12 modeling unit, the realization mapping unit analyzing and mapping the
13 interconnected design vectors into specific hardware and software elements.

1 10. The system of claim 9, wherein the application modeling unit
2 performs a behavioral analysis of the matched instruction set processor system to
3 ensure compliance with the design specifications.

1 11. The system of claim 9, wherein the application modeling unit
2 performs a requirement analysis of the design specifications of the matched
3 instruction set processor system to generate a behavioral model.

1 12. The system of claim 9, wherein the application modeling unit
2 represents the behavioral model using application components.

1 13. The system of claim 9, wherein the architectural modeling unit
2 maps the application components into corresponding architectural components.

1 14. The system of claim 13, wherein the architectural modeling unit
2 decomposes each application component into processing pipelines to satisfy
3 system processing and timing requirements.

1 15. The system of claim 14, wherein the architectural modeling unit
2 decomposes each processing pipeline into design vectors, including functional
3 design vectors and interconnect design vectors.

1 16. The system of claim 15, wherein the architectural modeling unit
2 uses the functional design vectors to represent design information for at lease
3 one functional aspect of the processing pipeline.
4 using the interconnect design vectors to contain connectivity
5 characteristics of the processing pipeline.

1 17. The system of claim 15, wherein the architectural modeling unit
2 uses the interconnect design vectors to contain connectivity characteristics of the
3 processing pipeline.

1 18. The system of claim 17, wherein the architectural modeling unit
2 provides in each design vector a binding header method, a run method, a Java
3 virtual machine (JVM), a binding trailer method, and an invocation method.

1 19. A machine-readable medium comprising instructions which, when
2 executed by a machine, cause the machine to perform operations comprising:
3 analyzing and mapping design specifications of the matched instruction
4 set processor into application components, each application component
5 representing a reusable function commonly used in digital communication
6 systems;

- 7 decomposing the matched instruction set processor system into
- 8 interconnected design vectors, the design vectors are represented in Java
- 9 programming language; and
- 10 analyzing and mapping the interconnected design vectors into specific
- 11 hardware and software elements.

005444.P005